

Assignment - I

1.

Explain about fixed point and floating point representation.

Fixed Point Representation

This representation has fixed number of bits for integer part and for fractional part. For example if given fixed point representation is 1111, FFFF, then you can store minimum value is 0000.00001 and maximum value is 1111.1111. There are three parts of a fixed point number representation, the sign field, integer field and fractional field.

Unsigned fixed point	Integral	Fraction
Signed fixed point	Sign	integer

We can represent these numbers using

⇒ Signed representation: range from $(2^{(k-1)} - 1)$ to $2^{(k-1)} - 1$ for k bits

⇒ 1's complement representation: range from $(2^{(k-1)} - 1)$ to $2^{(k-1)} - 1$ for k bits

⇒ 2's complement representation: range from $-(2^{(k-1)})$ to $(2^{(k-1)} - 1)$ for k bits

2's complementation representation is preferred in computer system because of unambiguous property and easier for arithmetic operations.

example: Assume number is using 32-bit format which reserve 1 bit for the sign 15 bits for the integer part and 16 bits for the fractional part.

Then -43.625 is represented as following

1	000000000101011	1010000000000000
Sign bit	integer part	Fractional part

where, 0 is used to represent + and 1 is used to represent -. 000000000101011 is 15 bit binary value for decimal 43 and 1010000000000000 is 16 bit binary value for fractional 0.625

Floating Point Representation


This representation does not reserve a specific number of bits for the integer part or the fractional part. Instead it reserves a certain number of bits

For the number and certain number of bits to say

where within that number the decimal place sits.

The floating number representation of a number has two part the first part represents a signed fixed point number called mantissa. Floating point is always interpreted to represent a number in the following $M \times 2^e$

physically represented in the registers. A floating-point binary number is represented in a similar manner except that it uses base 2 for the exponent. A floating point number is said to be normalized if the most significant digit of the mantissa is 1



So, actual number is $(-1)^s (1+m) \times 2^{(e-Bias)}$, where s is

the sign bit, m is the mantissa, e is the

exponent value, and Bias is the bias number.

Note that signed integers and exponent are represented by either sign representation or one's complement representation, or two's complement representation.

The floating point representation is more flexible. Any non-zero number can be represented in the normalized form of $\pm(1.b_1.b_2.b_3)2^{x_2^n}$. This is normalized form of a number x .

2.

What are CPU Registers? Explain them.

CPU registers are small fast storage location within the central processing unit (CPU) of a computer. They are used to hold data that the CPU needs to access quickly while performing operations. Here some common type of CPU registers and their function.

Accumulator (Acc) used to store intermediate arithmetic and logic results.

Program counter (pc) holds the address of the next instruction to be executed.

Instruction Register (IR) Contains the current instruction being executed

Memory Address Register (MAR) Holds the memory address of data that needs to be accessed.

Memory data Register (MDR) Stores the data being transferred to or from the memory location pointed to by the MAR


Status Register: Holds flags that indicate the states of the CPU, such as zero carry, overflow and sign flags

3. Construct a Bus System for four Registers using three state Bus Buffers.


A bus system can also be constructed with three-state gates instead of multiplexers.

The three state gate is a digital circuit that exhibits three states. Two of the states are signals, equivalent to logic 1 and 0 as in a conventional gate the third state is high-impedance state. Three gates may perform any conventional logic such as AND or NAND. However the one

most commonly used in the design of a bus system
is the buffer gate.



It is distinguished from a normal buffer by having both a normal input and a control input. The control input determines the output state. When the control input is equal to 1, the output is enabled and the gate behaves like any conventional buffer, with the output equal to the normal input. When the control input is 0, the output is disabled and the gate goes to a high-impedance state, regardless of the value in the normal input. Because of this feature, a large number of three-state gate output can be connected with wires to form a common bus line without enduring loading effects.




The construction of a bus system with three state buffers is demonstrated in above figure. The outputs of four buffers are connected together to form a single bus line. The control inputs to the buffers determine which of the four normal inputs will communicate with the bus line. No more than one buffer may be in the active state at any given time.

One way to ensure that no more than one control input is active at any given time is to use a decoder, as shown in the diagram when the enable input of the decoder is 0, all of its four output are 0.

4

Draw a flowchart for instruction cycle.



5

Write Arithmetic and Logic operations.

Arithmetic operations

Addition (ADD)

Description \Rightarrow Adds the values of two operands

example \Rightarrow ' $A = A + B$ '

Assembly \Rightarrow 'ADD A, B'

Operation \Rightarrow Adds the value in register B to the value in register A, and stores the result in register A.

Subtraction (SUB)

Description \Rightarrow Subtracts the value of the second operand from the first.

example \Rightarrow ' $A = A - B$ '

Assembly instruction \Rightarrow 'SUB A, B'

operation \Rightarrow Subtracts the value in register B from the value in register A, and stores the result in register A

Multiplication (MUL)

Description \Rightarrow Multiplies two operands

example \Rightarrow ' $A = A * B$ '

Assembly instruction \Rightarrow 'MUL A, B'

Operation \Rightarrow multiplies the value in register A by the value in register B, and stores the result in register A.

Division (DIV)

Description \Rightarrow Divides the first operand by the second
example $\Rightarrow A = A/B$

Assembly instruction \Rightarrow 'DIV A,B'

Operation \Rightarrow divides the value in register A by the value in register B, and stores the result in register A.

Increment (INC)

Description \Rightarrow increase the value of an operand by one
example $\Rightarrow A = A+1$

Assembly instruction \Rightarrow 'INC A'

Operation \Rightarrow adds 1 to the value in register A

Decrement (DEC)

Description \Rightarrow decrease the value of an operand by one.

example $\Rightarrow A = A-1$

Assembly instruction \Rightarrow 'DEC A'

Operation \Rightarrow subtract 1 from the value in register A.

Logic operations

AND

Description \Rightarrow performs a bitwise AND operation on two operands

Example \Rightarrow ' $A = A \text{ AND } B$ '

Assembly instruction \Rightarrow 'AND A, B'

Operation \Rightarrow performs a bitwise AND between the values in registers A and B, and stores the result in register A

OR

Description \Rightarrow performs a bitwise OR operation on two operands

Example \Rightarrow ' $A = A \text{ OR } B$ '

Assembly instruction \Rightarrow 'OR A, B'

Operation \Rightarrow performs a bitwise OR between the value in registers A and B and stores the result in register A

NOT

Description \Rightarrow performing a bitwise NOT operation on an operand

Example \Rightarrow ' $A = \text{NOT } A$ '

Assembly instruction \Rightarrow 'NOT A'

Operation \Rightarrow Inverts all bits in the value of register A

Assignment - II

1.

Explain about the Design of Micro Programme Sequencer.

The basic components of a micro programmed control unit are the control memory and the circuit that select the next address. The address selection part is called a micro program sequencer.

- There are two multiplexers in the circuit
- ⇒ The first multiplexer selects an address from one of four sources and routes it into control address register CAR.
 - ⇒ The second multiplexer test the value of a selected status bit and the result of the test is applied to an input logic circuit.

The output from CAR provides the address for the control memory. The content of CAR is incremented and applied to one of the multiplexer inputs and to the subroutine register SBR.

The other three inputs to multiplexer come from

- (i) The address field of the present microinstruction
- (ii) From the out of SBR
- (iii) from an external source that maps the instruction.

The CD (Condition) field of the microinstruction

Selects one of the status bits in the second multiplexer

If the bit selected is equal to 1, the T variable

is equal to 1. Otherwise it is equal to 0. The T value

together with two bits from the BR (branch) field

goes to an input logic circuit. The input logic in a

particular sequencer will determine the type of operation

that are available in the unit

The input logic circuit in below figure

has three input I_0 , T , and L and three output S_0 , S_1 , and


L . Variable S_0 and S_1 select one of the source addresses for CAR. Variable L enable the load input in SBR

The binary values of selection variables determine the

path in the multiplexer for example with $S_1, S_0 = 10$

multiplexer input number 2 is selected and

Established transfer path from SBR to CAR



Micro program sequencer for a control memory

The truth table for the input logic circuit is shown in table below

BR Field	Input	MUX1	Load SBR
	T ₁ I ₀ T	S ₁ S ₀	
0 0	0 0 0	0 0	
0 0	0 0 1	0 1	0
0 1	0 1 0	0 0	0
0 1	0 1 1	a \$	0
1 0	1 0 X	1 0	1
1 1	1 1 X	1 1	0

Input I_1 and I_0 are identical to the bit values in the BR field. The bit values for S_1 and S_0 are determined from the stated function and the path in the multiplexer that establishes the required transfer. The subroutine register is loaded with the incremented value of CAR during a call microinstruction ($BR = 01$) provided that the status bit condition is satisfied ($T=1$).

2

What are mapping procedures? Explain

Memory mapping

- ⇒ Direct mapping In cache memory, each block of main memory maps to only cache line.
- ⇒ Associative mapping Any block of main memory can be loaded into any line of the cache. It reduces conflicts but requires more complex hardware to check all cache lines.
- ⇒ Set-Associative mapping A compromise between direct and associative mapping. The cache is divided into sets, and each block maps to any line within a specific set.

Virtual memory mapping

- ⇒ Paging Divides virtual memory into fixed size pages and physical memory into frames. Pages are mapped to frames allowing non-contiguous memory allocation and efficient use of physical memory.
- ⇒ Segmentation Divides memory into segments based on logical division like function or data structure. Each segment has a base address and limit.

Input / output mapping

⇒ Memory mapped I/O. I/O devices are mapped into the address space of the processor allowing the same instructions used for accessing memory ~~too~~ to be used for I/O operations.

File mapping

⇒ Memory mapped files maps the contents of a file into the virtual memory space of a process. This allows a file to be accessed as if it were part of the program's memory enabling efficient file manipulation.

Address mapping

⇒ Logical to physical Address mapping converts logical addresses generated by the CPU to physical addresses in memory. This mapping is managed by the memory management unit (MMU).

Instruction mapping

⇒ Opcode mapping Translate high-level machine instructions into low level operations or micro operation execution executed by the processor's control unit.

3.

What about Booth multiplication Algorithm using flowchart and numerical example,


Booth algorithm requires examination of the multiplier bits and shifting of partial product

Prior to the shifting the multiplicand may be added to the partial product, subtracted from the partial or left unchanged according to the following rules.

- ⇒ The multiplicand is subtracted from partial product upon encountering the first least significant 1 in a string of 1's in the multiplier.
- ⇒ The multiplicand is added to the partial product upon encountering the first 0 in a string of 0's in the multiplier.
- ⇒ The partial product does not change when multiplier bit is identical to the previous multiplier bit.

The algorithm works for positive or negative multipliers in 2's complement representation. This is because a negative multiplier ends with a string of 1's and the last operation will be a subtraction at the appropriate weight.


The two bits of the multiplier in Q_n and Q_{n+1} are inspected. If these two bits are equal to 10, it means that the first 1 in a string of 1's has been encountered. This requires a subtraction of the multiplicand from the partial product in AC. If the two bits are equal to 01, it means that the first 0 in a string of 0's has been encountered.



4

Explain the working of DMA controller

Address bus



Direct Memory Access (DMA)

The unit communicates with the CPU via the data bus and control lines. The registers in the DMA are selected by the CPU through the address bus by enabling the DS (DMA select) and RS (register select) input. The RD (read) and W&C (write) input are bidirectional.

When the BG (bus grant) input is 1, the CPU can communicate with the DMA registers through the data bus to read from or write to

the DMA registers. When BG₀ = 1, the CPU has relinquished (ceased) the buses and the DMA can communicate directly with the memory by specifying an address bus and activating the RD or WR control.

The DMA communicates with the external peripheral through the select and acknowledge lines by using a prescribed handshaking procedure. The DMA controller has three registers: an address register, a word count register, and a control register. The address register contains an address to specify the desired location in memory. All registers in the DMA appear to the CPU as I/O interface registers. Thus, the CPU can read from or write into the DMA registers under program control via the data bus.

5.

What is Pipelining? Explain about Arithmetic Pipelining.

Pipelining is the process of accumulating instruction from the processor through a pipeline. It allows storing and executing instruction in an orderly process. It is also known as pipeline.

Arithmetic Pipelining.

Arithmetic pipelines are usually found in most of the computers. They are used for floating point operations, multiplication of fixed point numbers etc for example the input to the floating point adder pipeline is

$$X = A \times 2^a$$

$$Y = B \times 2^b$$

Here A and B are mantissas (significant digit of floating point number) while, a and b are exponents.

The floating point addition and subtraction

Compare the exponents

Align the mantissas

Add or subtract mantissas

produce the result.